
Conventional Vertical Power MOSFET Device Structure



CMOS-Implemented Planar Geometry High Current Switching MOSFET Device Structure

→ Scale 2.0μm Typical 🔫

Note: Only M1(1st metal layer) shown; collection of all of the Source, Drain and Gate electrodes into High-Current Source and Drain Chip Contacts on M5 is accomplished in metal layers M2-M5.






FIG. 1A

Conventional Power MOSFET Equivalent Circuit



Note that Body Diode is a very large area p-n⁻n⁺ diode with a very large diffusion charge storage capacity, Q_d . This means that when the body diode is first reverse biased after heavy forward conduction, a large transient reverse current, I_r , can flow for a substantial period of time, $t_r=Q_d/I_r$, which can limit usable switching frequencies.

CMOS-Implemented High Current MOSFET Equivalent Circuit




While a p-channel MOSFET with gate connected to Drain is illustrated, an n-channel MOSFET with its gate connected to the Source electrode will also serve as the active "body diode", turning on when the Drain electrode becomes more negative than the Source electrode by an amount greater than the threshold voltage, V_t, of the MOSFET. Note that if the Gate of the switching MOSFET is constrained to go no more negative than the Source, then it will, by itself, act as the "body diode".

Cross-Section of 200 amp Planar Switching MOSFET Chip and Part of Package Editer increamed by an FIG. Cross-Section View Through Planar MOSFET Channel Stripes and Source and Drain Buss Bar Stripes (Looking in "X" Direction) (Note that Solder Balls are drawn with closer than normal 250mm bump pitch [or as low as 50 mm to 100 mm with recent fine bump pitch technology]) Trailer (F IC Die (thickness not drawn to scale) जे विवादित का ता है। है। है। **BCB Inter-Layer Dielectric** Silicide ('Polycide') NFET Channel "X" 25µm M1: S & D 25µm x 0.75µm "Y" Links M2: X Stripes, S & D=12µm each, G=2.5µm M3: S Plane (w 3µm x 3µm Drain holes) M4: D Plane (w 3µm x 3µm Source holes) M5: S, D Checkerboard, Bump Pads Package (Looking in "Y" Direction) NMOS Transistor Cross-Section 10 µm Scale:

200 amp NMOS Switching FET Chip; Mask Levels M1-M3 & Poly

FIG. 4A


Sourc (Red)/Drain (Blue) Polysilicide and Gate (Gr en) Polysilicid with Vias to Metal 1



One complete 25µm high row of NMOS FET channel, with portion of rows above and below, is shown. Each row completes W≈250µm of NFET width in 10µm horizontal distance. S/D ohmic contact polysilicide (4Ω7Sq) shown in red for sources, blue for drains, with vias to Metal 1 (7.5Ω/cut) used to reduce current path resistance. Gate polysilicide (7Ω/Sq) is shown in green, with vias to M1 between rows.


FIG. 4C

Sourc (Red), Drain (Blue) and Gate (Green)
Metal 2 Busses with Vias to Metal 3 Plane



Horizontal source (red) and drain (blue) M2 (0.08 Ω /Sq) busses tie the M1 source and drain stripes together. Since the next, M3, layer is a source plane, the source buss is completely covered with M2/M3 vias (5 Ω /cut). The connections from the M2 drain busses to the M4 drain plane are done through an array of isolated M3 patches in the M3 source plane, so the drain buss M2/M3 vias are in patches as shown.


Source (Red), Drain (Blu) and Gat (Green)
Metal 1 Jumpers with Vias t Metal 2 Bu ses



Metal 1 (M1; $0.08\Omega/Sq$) source and drain straps, $0.75\mu m \times 25\mu m$, are used to reduce resistance of S/D polysilicide in passing current to M2 horizontal S and D busses. Since source M2 buss is taken to cover the upper half of the $25\mu m$ channel, the source stripes (red) carry the current from the lower half of the channel to the M1 to M2 vias ($5\Omega/cut$) on the upper half of the channel, and visa-versa for the drain stripes (blue).

FIG. 4D

Source Metal 3 Plane (Red) & (Blu) Drain M3 Feedthru Patches with Vias to Metal 4 Plane




←10 μm →

Metal 3 (0.08Ω/Sq) source plane (red) with isolated drain feedthru pads (blue) with M3/M4 via patches carrying current from the M2 drain busses to M4 drain plane. Left 22μm in area shown is under source M5 'checkerboard' pad contact area, so source plane has array of M3/M4 via patches going to isolated feedthru's in M4 drain plane. Right 13μm of area shown has drain M5, so here M3 carries source current laterally

200 amp NMOS Switching FET Chip; Mask Levels M3-M5 & Ball


Sourc Metal 3 Plan (Red) & (Blu) Drain M3 Fe dthru Patches with Vias to M tal 4 Plane



Metal 3 (0.08Ω/Sq) source plane (red) with isolated drain feedthru pads (blue) with M3/M4 via patches carrying current from the M2 drain busses to M4 drain plane. Left 22 um in area shown is under source M5 'checkerboard' pad contact area, so source plane has array of M3/M4 via patches going to isolated feedthru's in M4 drain plane. Right 13μm of area shown has drain M5, so here M3 carries source current laterally.


FIG. 5C

Detail of Part of 'Checkerboard' Source (Red) and Drain (Blue) Metal 5 Ball Contact Areas



←−10 μm →

Small area of Metal 5 (0.04Ω/Sq) ball contact pad 'checkerboard' to same scale as previous drawings. Red area covering left 22µm of drawing is the right side of a source M5 ball contact pad, while the blue area (right 13µm) is the left side of a drain M5 pad. These M5 ball contact pads are nominally 250µm square using standard flip-chip ball pitches, or 100µm or less using advanced 'SHOCC' ball pitches. Drain M Tai 4 Plan (Blue) & (Red) Source M4 F edthru Patch s w Vias to Metal 5 Contacts



←−10 μm →

Metal 4 (0.08Ω/Sq) drain plane (blue) with isolated M4 source feedthru pads (red) with M4/M5 via patches carrying current from the M3 source plane to M5 source 'checkerboard' pad contact area over left 22μm of area drawn. Since right 13μm of area source is the many source in the many source is th covered with M4/M5 vias connecting M4 drain plane with M5 drain pads.

Full Chip View of Solder Balls and 'Checkerboard' Source, Drain & Gate Metal 5 Ball Contact Area

6	0	8	0	9	0	8	0	9	0	8	0	6	Ø	0	Ø
0	8	0	8	0	8	0	8	0	8	0	6	(D)	0	0	0
8	0	8	0	8	0	8	0	8	0	8	0	9	0	8	0
O	3	0	8	0	8	0	8	0	8	Ð	8	<u>©</u>	0	O	9
6	0	6	©	8	0	€	0	8	Ð	3	0	0	0	9	9
0	8	Θ	8	0	9	0	8	0	8	0	8	(a)	0	0	3
8	0	8	0	8	0	8	0	8	•	8	0	9	0	©	©
O	9	0	8	Ø	9	D	3	0	3	0	3	0	0	9	9
8	0	8	0	8	0	8	0	8	•	9	0	0	0		0
0	8	0	8	0	8	0	8	0	3	0	6	0	8	0	0
8	0	9	0	8	0	8	0	8	0	8	0	9	0	0	(((((((((((((
O	8	0	8	O	8	Ð	8	Ð	(8)	0	8	0	0	0	0
8	0	8	©	8	Ð	8	0	8	0	9	0	9	0	9	D
0	8	0	8	0	8	0	8	0	8	0	9	0	8	0	S
8	0	8	0	8	0	8	0	9	0	9	0	3	0	9	0
0	8	0	8	0	8	O	8	0	8	0	9	0	0	0	s

├ 1 mm - →

Full chip view of 4mm x 4mm die (scale 100x larger than previous drawing showing Metal 5 (0.04 Ω /Sq) source (red), drain (blue) and gate (gree 'checkerboard' of ball contact pads with solder balls at their centers. While 250 μ m flip-chip ball pitch is shown, reducing to ≤100µm would improve metal resistance


FIG. 6A


Gate Contact

Gate Contact

Substitute that the four plate contact hads, shown in green/for duty, are in game (fur) plate copyer for Schildenschold plate scand in contact hads, shown in green/for duty, are in game (fur) plate copyer for Schildenschold plate scand in contact hads, shown in green/for duty, are in game (fur) plate copyer for Schildenschold plate scand in contact hads, shown in green/for duty, are in game (fur) plate copyer for Schildenschold plate scand in contact hads, shown in green/for duty, are in game (fur) plate copyer for Schildenschold plate scand in contact and game (fur) plate copyer for Schildenschold plate scand in contact and game (fur) plate copyer for Schildenschold plate scand in contact and game (fur) plate copyer for Schildenschold plate scand in contact and game (fur) plate to scale the game (fur) plate (fur) plate to scale the game (fur) plate to scale the game (fur) plate (fur) plat


Deposition of Additive Copper/Polymer Interconnect Layers on Completed IC Wafer Cross-Section of 200 Amp Planar Switching MOSFET Chip After Full-Wafer





Alternate "Stripe" Layout of 200 amp NMOS Switching FET Chip with Gate Drive Amplifier for Compatibility with Very Low Resistance Vertically Laminated Package

Full Chip View of Sold r Balls and Source, Drain & Gate Metal 5 Ball Contact Areas



Package Height may be Increased Indefinitely for ower Package Resistance

Side View of Mating Very Low-R Vertical Laminate Package

250um Bump Pilch Calculation of 0.19um Power Bwitching fiet heatetaille with Olifolity metal and recharge of 87489
Richard C. Eden
NFET Channel X 25um MI: S & D 25um tym Y Links M2: X Supes, S & D=24um each, G=2.5um M3: S Plane (w 5x15 D h's) M4: D Plane (w 5 h's) M5: S, D Pad Checkerboard

. .

																	•												
	76.8	117.86174		Micro-Ohme 2297, 10156		Loss at Vout-1.2V					×								•							-		4	
,				5000	Wens	Loss at			••		17.50%																		
Total S+D	76.00	117.86		297.10	5.042	2.48%		Thickness (um)=	or Tim(Jum)=	Diameter(mile)=	% 4x4 die area=																		
Ores of	2	51.75 62.33		142.00	2.054		260	-	\$	17.9808	12.5																		
inmery: Source	38.40	65.63		154.41	3.008		Ball Pitch (Jen)	Number of Copper/BCB Layeran	Plane Tm(mils)	Via Stud Diagnol Pitch (mila)*	Total MOSFET Width (meters)=	-	•							•.							•	•	
C Resistance Results Summery:	SiliconTranslator;	On-Chip Metalilization: Package Metal:		Total Si+Metal+Peokage Resistance:	Amp 50% DC Bosses (M)		Calculated for Peckage Conditions: Ball Pitch (um)=	Number of Cops	Thick Plated Cu Drain Plane Tru(mile)	Via Blud Diag	Total MOSFET								-										
The first from the day of the first	•			-	2002		-	0.8 pm Auminum	1.0pm Auminum		Thickness=0.3 ball pitch									•				. •		2/3 of chip to far contact pad+0.75mm			
EEEE!	{ ξ	ĘĘ	Sm}	Ę	Ę į	Ę	Vise/Petch	284	S	Poem	8	-	Ę	Sellerchip		•	Ę		Ę	g.	Ē	200	į	į	Section	Ē	the best		
1260000 0.126 0.75 25	· 2	~ 2	1400000	3741,6674	% %	2,5		0.0	5 .0	22	0.0028333		3 2	3 2	~	~	1.7	-	2	<u>;</u>	2	0.0661291	•	17.800612	0.48136	ya.	0.3149606	2	
Lambda			mm*2	Ē						£5-	0/20	E	Æ	Spillsmow			Ę		£	D/Square	Ē	D/Squere	Ė	E	Ę	Ę	Ę	Ę	
12.6			=	3,74166						2,2E-06	0.00293	•	0.25	=			1.7E-06		0.00	0.001	2000	6.7E-06	0.01524	a.707.11	7	3	3	8090	
Total Channel Wa- Lambda (Lgd/2)a Source/O Stripea Source/O Stripea	Vertical Pitch Py	Hortzontal Pitch Px= FET Ch W in Pitch Wp=	Nominal FET Die Area-	Square Die Size	Oratin Via Patch xe	Drain Via Patch va	f of Vias per Patche	Sheet R for MI-MA	Sheet R for MS	Solder Bell Resistivity	Solder Ball Sheet R	Actual Chip Size	Ball Pitch	Aumber Balls on Chip	Equity MS PROPAI' natto	Equity Ball ROA? ratio	Copper Resistivity	Number CurBCB Layers	Cu on BCB Thickness	Cu on BCB Sheet FI	THEY PURE CUTS	Thick Pleased Cu street F	Source Via Plug Die	Diagonal Plug Pitch	Total Package Length	Effective Plane Lpe-	Package Width, Wp-	Culturar-Cu Subatr Tm	

Indepresed Explanation	Resistance Conservative	Offferance		76.6		. 50.77	75	_		86.17222233 x1.5 le for Diagonal drain pai	96.3733333 Could Actually Get in 2x mor	(7,7eeeee7,	29.64	99.7988867 Assume same paich pattern	2,2	•	•	-	_	_			200,3402721 x1.25 for 4 stud source pad a	POD 3462721	_				287,404668	297.1016698 Micro-Ohms
	Resistance Moro-ohms		46.4	30.4		0.74	1,2	6.333333333	7.	_	0.2	4.5885888.1 4.58858888	1.33343333	0.666888887	1.308888888	33.67893396	23.57592396	10.60887587	10.62897667		21.00846949	0				20,37996491	4.734867774	41.44070446	20.07648488	lesietanoe:
	Total (8+D) Resistance Ohme		0.0000464	0.000000		0.00000024	0.0000012	5.3333E-06	0.0000016	0.00001	0.0000002	1.333335-06	1.33332E-06	6.6667E-07	1.33333E-06	3.35769E-06	3.35769E-06	1,0624E-06	1.0624E-06		2.10088E-06	٥				2.9373E-06	4.73427E-06	4.18207E-05	2.09/64E-06	Total Cources Oralin Resistance
•	Total (S+D)		Ach.	R. + Rd		Re+d(Wo)	MV018+dn	RM10+d=	MV128+d=	RW89+d=	AV2394	AV176	AVXA	AVX	RV460=	7.44°					38814					1000	Refer or	HIGHE	HOIGBURG.	Total
	Drain Pertion		0.0000232	0.0000162		0.00000012	90000000	2.66667E-06	0.000000	0.000001		1.333335-06	1.33333E-06			3.35759E-05		1.0524E-05			1.05042E-05	0						4.18307E-05		
	Drefe .		Rch2 =	Ad-		ROMo.	RV01d =	PM1d	RV12d=	RM2d=		RV23d=	AV34d			RM4d=		RM5d=			RSBd=	HSBPd.						RTCu(d)=		
	Portion		0,0000232	0.0000162		0.00000012	9000000	2.66687E-08	90000000	0	0.0000002			8.6667E-07	1.333335-06		3.36759E-05		1.0624E-06		1.06042E-05					2.93735-06	4.73427E-06		2.09154E-06	
	Source Portlan		Ach2 =	æ		RSMo=	AVots.	PM18=	AV128=	AW21	RV234=	3760000		AV341*	AV458=		HM3s=		PIM6s=		HSB4=						Retud sa		ACICSub(s)*	
	:	: =	2.6			Ę	Cele	16.6666667	50	•	Ces	Petches	Patches	Patches	Patches	128	128	128	128		Beffe	Drain Ball Pade	5.666864249	•	-	Source Ball Pads	Stude.	(Left)p/Wp	:	
Ž Ž	•	•	at Voa(V)a.	•		0.376	12500000	250000	6250000		26000000	180000	150000	300000	150000	0.02352941	0.02362941	0.00260818	0.00250618	•	126	128	26%	8	%	128	3	929.0	0.626	
0.027	Peremoter Units		D-Jun	17-pm		17/50	The The	D/Sq	DCE	ta/Sq	10Cot	t Cul	TAC OF	DCu.	D/C	M4 M2 f2/Sq	M3[M2 0/5q	M5JM4J.BM2	MS MS KMSM		SVBall	Da dvo	5VPad	SVPad bad	C/Pad	SVPad	DVS/nd	tySq.	CVSq	
D'Square	Kay Perameter		680	<u>\$</u>		4	7.6	0.08	•0	90.0	•0	•0	\$	•	S	0.0671429	0.0671429	0.0236294	0.0235294		0.0013448	0	0.0067842	0.0048274	0	0,0037697	0.0002367	6.6935-06	3.348E-05	
3.36.08	8		PG FG	Z	itlon	P.(Mo)	RVOI	ž.	AV12	FWZ	RV23e	RV23d	AV 34d	RV34e	RV468	PWAG	PAKG	PW64	PAMS	5	RSB	PSBP4	PSP Pro	PLSP mc	PAS Pos		_	2	3 00	
Culinvaricu Sheef R 3.35-06 Lubquare	Resistance Component	Silicon/Translator	Channel	Source, Drain	On-Chip Metalikati	S/D SIRCIDO (Mo)	SHCIGO-MI Vie	M1 Stripe (S,D)	M1-M2 Via (S,D)	M2 S. D Strbe	M2-M3 VIA (S)	M2-M3 Via (0)	M3-M4 Via (D)	M3-M4 VIA (S)	M4-W5 VIA (S)	M4 Spread to M5 (D)	M3 Spread to M5 (S)	MS Spread to Ball (0)	MS Spread to Ball (S)	Package/Interconn	Solder Ball Resistance	Orain Ped Resistance	Worst Source Pad R	Mid Source Ped R	Stud Source Pad R	Average Source Ped R	Source Stud Resistance	Drain Thick Copper R	Substrate Cu-Invar-Cu	